Nanosheet Metrology Opportunities for Technology ReadinessMary BretonDaniel Schmidtet al.2021SPIE Advanced Lithography 2021
Fundamental characterization of stochastic variation for improved single-expose extreme ultraviolet patterning at aggressive pitchJennifer ChurchLuciana Meliet al.2020J. Micro/Nanolithogr. MEMS MOEMS
Fundamental characterization of stochastic variation for improved single-expose EUV patterning at aggressive pitchJennifer ChurchLuciana Meliet al.2020SPIE Advanced Lithography 2020
Measuring Local CD Uniformity in EUV vias with scatterometry and machine learningDexin KongDaniel Schmidtet al.2020SPIE Advanced Lithography 2020
Exploration of pillar local CDU improvement options for AI applicationsCharlie LiuHao Tanget al.2020SPIE Advanced Lithography 2020
Overlay error statistics for multiple-exposure patterningAllen GaborNelson Felix2019J. Micro/Nanolithogr. MEMS MOEMS
Electrical validation of the integration of 193i and DSA for sub-20nm metal cut patterningChi Chun LiuRichard Farrellet al.2019MEMS/NEMS/MOEMS 2019
Investigation of mask absorber induced image shift in EUV lithographyMartin BurkhardtAnuja De Silvaet al.2019SPIE Advanced Lithography 2019
Fundamentals of resist stochastics effect for single-expose EUV patterningAnuja De SilvaLuciana Meliet al.2019SPIE Advanced Lithography 2019
09 Aug 2021US11084032Method To Create Multilayer Microfluidic Chips Using Spin-on Carbon As Gap Fill And Spin-on Glass Tone Inversion
19 Jul 2021US11067896Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
14 Jun 2021US11037786Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
07 Sep 2020US10768532Co-optimization Of Lithographic And Etching Processes With Complementary Post Exposure Bake By Laser Annealing
24 Aug 2020US10755928Fabricating Electrically Nonconductive Blocks Using A Polymer Brush And A Sequential Infiltration Synthesis Process
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure