Overlay statistics for multiple exposure patterningAllen H. GaborNelson M. Felix2017SPIE Advanced Lithography 2017
Development of TiO2 containing hardmasks through PEALD depositionAnuja De SilvaIndira Seshadriet al.2017SPIE Advanced Lithography 2017
DSA patterning options for logics and memory applicationsChi Chun LiuElliott Frankeet al.2017SPIE Advanced Lithography 2017
Unexpected impact of RIE gases on lithographic filmsMartin GloddeRobert L. Bruceet al.2017SPIE Advanced Lithography 2017
Electrical study of DSA shrink process and CD rectification effect at sub-60nm using EUV test vehicleCheng ChiChi Chun Liuet al.2017SPIE Advanced Lithography 2017
Directed self-assembly patterning strategies for phase change memory applicationsRobert L. BruceGloria Fraczaket al.2017SPIE Advanced Lithography 2017
Driving down defect density in composite EUV patterning film stacksLuciana MeliKaren Petrilloet al.2017SPIE Advanced Lithography 2017
Fundamentals of EUV resist-inorganic hardmask interactionsDario GoldfarbMartin Gloddeet al.2017SPIE Advanced Lithography 2017
Ultrathin EUV patterning stack using polymer brush as an adhesion promotion layerIndira SeshadriAnuja De Silvaet al.2017SPIE Advanced Lithography 2017
Mix-and-match considerations for EUV insertion in N7 HVMXuemei ChenAllen Gaboret al.2017SPIE Advanced Lithography 2017
09 Aug 2021US11084032Method To Create Multilayer Microfluidic Chips Using Spin-on Carbon As Gap Fill And Spin-on Glass Tone Inversion
19 Jul 2021US11067896Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
14 Jun 2021US11037786Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
07 Sep 2020US10768532Co-optimization Of Lithographic And Etching Processes With Complementary Post Exposure Bake By Laser Annealing
24 Aug 2020US10755928Fabricating Electrically Nonconductive Blocks Using A Polymer Brush And A Sequential Infiltration Synthesis Process
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure