Inorganic hardmask development for EUV patterningAnuja De SilvaA. Duttaet al.2018SPIE Advanced Lithography 2018
Self-aligned blocking integration demonstration for critical sub-30nm pitch Mx level patterning with EUV self-aligned double patterningAngelique RaleyJoe Leeet al.2018SPIE Advanced Lithography 2018
Defect detection strategies and process partitioning for SE EUV patterningLuciana MeliKaren Petrilloet al.2018SPIE Advanced Lithography 2018
The integration of 193i and DSA for BEOL metal cuts/blocks targeting sub-20nm tip-to-tip CDChi-Chun LiuYann Mignotet al.2018SPIE Advanced Lithography 2018
Detection of Printable EUV Mask Absorber Defects and Defect Adders by Full Chip Optical Inspection of EUV Patterned WafersLuciana MeliRavi Bonamet al.2017IEEE Trans Semicond Manuf
Development of amorphous silicon based EUV hardmasks through physical vapor depositionAnuja De SilvaYann Mignotet al.2017SPIE Photomask Technology + EUV Lithography 2017
Coater/developer based techniques to improve high-resolution EUV patterning defectivityKoichi HontakeLior Huliet al.2017SPIE Photomask Technology + EUV Lithography 2017
Stacked nanosheet gate-all-around transistor to enable scaling beyond FinFETN. LoubetT.B. Hooket al.2017VLSI Technology 2017
Ultrathin extreme ultraviolet patterning stack using polymer brush as an adhesion promotion layerIndira SeshadriAnuja De Silvaet al.2017J. Micro/Nanolithogr. MEMS MOEMS
Development of TiO2 containing hardmasks through plasma-enhanced atomic layer depositionAnuja De SilvaIndira Seshadriet al.2017J. Micro/Nanolithogr. MEMS MOEMS
27 Jul 2020US10727055Method To Increase The Lithographic Process Window Of Extreme Ultra Violet Negative Tone Development Resists
18 May 2020US10656527Patterning Material Film Stack With Hard Mask Layer Configured To Support Selective Deposition On Patterned Resist Layer
27 Jan 2020US10545409Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure