Strategies to enable directed self-Assembly contact hole shrink for tight pitchesKristin SchmidtHitoshi Osakiet al.2016SPIE Advanced Lithography 2016
DSA patterning options for FinFET formation at 7nm nodeChi Chun LiuElliott Frankeet al.2016SPIE Advanced Lithography 2016
Through-pellicle defect inspection of EUV masks using an ArF-based inspection toolDario GoldfarbWilliam Broadbentet al.2016SPIE Advanced Lithography 2016
EUV patterning successes and frontiersNelson FelixDaniel Corlisset al.2016SPIE Advanced Lithography 2016
Advanced in-line optical metrology of sub-10nm structures for gate all around devices (GAA)R. MuthintiNicolas Loubetet al.2016SPIE Advanced Lithography 2016
Assessments of image-based and scatterometry-based overlay targetsChiew-Seng KoayNelson Felixet al.2016SPIE Advanced Lithography 2016
Advanced in-line metrology strategy for self-aligned quadruple patterningRobin ChaoMary Bretonet al.2016SPIE Advanced Lithography 2016
Comparison of left and right side line edge roughness in lithographyLei SunNicole Saulnieret al.2016SPIE Advanced Lithography 2016
Fin formation using graphoepitaxy DSA for FinFET device fabricationChi Chun LiuFee Li Lieet al.2015SPIE Advanced Lithography 2015
Scatterometry-based defect detection for DSA in-line process controlRobin ChaoChi Chun Liuet al.2015SPIE Advanced Lithography 2015
06 Jan 2020US10529569Self Aligned Pattern Formation Post Spacer Etchback In Tight Pitch Configurations
19 Aug 2019US10388521Method To Increase The Lithographic Process Window Of Extreme Ultra Violet Negative Tone Development Resists
15 Jul 2019US10354922Simplified Block Patterning With Wet Strippable Hardmask For High Energy Implantation
08 Jul 2019US10347486Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
05 Nov 2018US10121661Self Aligned Pattern Formation Post Spacer Etchback In Tight Pitch Configurations
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure