Charge-metering sampling circuits and their applications

Abstract

Charge-metering sampling circuits comprise a new CMOS circuit class for sampled analog data applications. They avoid some drawbacks of conventional sampling circuits without the use of operational amplifiers. They lightly load their inputs, may be cascaded without buffering to provide analog pipelining, and avoid charge injection errors. Application to linear and nonlinear digital-to-analog converters (DACs), particularly for active matrix display data line drivers, is detailed. In the display application, the nonlinear charge-metering DACs provide a predetermined nonlinear relationship between digital input and display luminance down to the least significant bit, avoiding compromising color reproduction by the use of a piecewise-linear response. Experimental verification of this new circuit class has included the design and fabrication of a cross section of an integrated CMOS six-bit digital-analog data line driver. Experimental results are presented.