Skip to main content
Research
Focus areas
Blog
Publications
Careers
About
Back
Focus areas
Semiconductors
Artificial Intelligence
Quantum Computing
Hybrid Cloud
Back
About
Overview
Labs
People
Back
Semiconductors
Back
Artificial Intelligence
Back
Quantum Computing
Back
Hybrid Cloud
Back
Overview
Back
Labs
Back
People
Research
Focus areas
Semiconductors
Artificial Intelligence
Quantum Computing
Hybrid Cloud
Blog
Publications
Careers
About
Overview
Labs
People
Open IBM search field
Close
IEEE International SOI Conference 2005
Conference paper
01 Dec 2005
High-density logic techniques with reduced-stack double-gate MOSFETs
View publication
Abstract
No abstract available.
Related
Paper
Super fast physics-based methodology for accurate memory yield prediction
Conference paper
SOI FinFET soft error upset susceptibility and analysis
Conference paper
Impact of FinFET technology for power gating in nano-scale design
Paper
Assessment of structure variation in silicon nanowire FETs and impact on SRAM
View all publications
