Pattern transfer of directed self-assembly patterns for CMOS device applications

Abstract

A study on the optimization of etch transfer processes using 200-mm-scale production type plasma etch tools for circuit relevant patterning in the sub-30-nm pitch regime using directed self-assembly (DSA) line-space patterning is presented. This work focuses on etch stack selection and process tuning, such as plasma power, chuck temperature, and end point strategy, to improve critical dimension control, pattern fidelity, and process window. Results from DSA patterning of gate structures featuring a high-k dielectric, a metal nitride and poly Si gate electrode, and a SiN capping layer are also presented. These results further establish the viability of DSA pattern generation as a potential method for Complementary metal-oxide-semiconductor (CMOS) integrated circuit patterning beyond the 10-nm node. © 2013 Society of Photo-Optical Instrumentation Engineers (SPIE).