Robust switch architecture for bursty traffic

Abstract

A method for building switch system architectures, base on the combination of an output-buffered switch with input queues that sort arriving packets on a per-output-port basis, is proposed. The method has a scheduling complexity of O(N). The high and robust performance achieved with the proposed system architecture are presented.