A method for reduced-order modeling and simulation of large interconnect circuits and its application to PEEC models with retardation
- Jane Cullum
- Albert Ruehli
- et al.
- 2000
- IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing