Toward perfect on-wafer pattern placement: Stitched overlay exposure tool characterizationChristopher P. AusschnittTimothy A. Brunneret al.2010SPIE Advanced Lithography 2010
Predicting and reducing substrate induced focus errorBernhard LieglBrian Sappet al.2010SPIE Advanced Lithography 2010
Overlay characterization and matching of immersion photoclustersBlandine MinghettiTimothy Brunneret al.2010SPIE Advanced Lithography 2010
Simultaneous measurement of optical properties and geometry of resist using multiple scatterometry targetsAlok VaidMatthew Sendelbachet al.2010Journal of Micro/Nanolithography, MEMS, and MOEMS
Predicting substrate-induced focus errorBernhard LieglBrian Sappet al.2010Journal of Micro/Nanolithography, MEMS, and MOEMS
09 Aug 2021US11084032Method To Create Multilayer Microfluidic Chips Using Spin-on Carbon As Gap Fill And Spin-on Glass Tone Inversion
19 Jul 2021US11067896Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
14 Jun 2021US11037786Patterning Material Film Stack With Metal-containing Top Coat For Enhanced Sensitivity In Extreme Ultraviolet (euv) Lithography
07 Sep 2020US10768532Co-optimization Of Lithographic And Etching Processes With Complementary Post Exposure Bake By Laser Annealing
24 Aug 2020US10755928Fabricating Electrically Nonconductive Blocks Using A Polymer Brush And A Sequential Infiltration Synthesis Process
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure