Toward perfect on-wafer pattern placement: Stitched overlay exposure tool characterizationChristopher P. AusschnittTimothy A. Brunneret al.2010SPIE Advanced Lithography 2010
Predicting and reducing substrate induced focus errorBernhard LieglBrian Sappet al.2010SPIE Advanced Lithography 2010
Overlay characterization and matching of immersion photoclustersBlandine MinghettiTimothy Brunneret al.2010SPIE Advanced Lithography 2010
Simultaneous measurement of optical properties and geometry of resist using multiple scatterometry targetsAlok VaidMatthew Sendelbachet al.2010Journal of Micro/Nanolithography, MEMS, and MOEMS
Predicting substrate-induced focus errorBernhard LieglBrian Sappet al.2010Journal of Micro/Nanolithography, MEMS, and MOEMS
27 Jul 2020US10727055Method To Increase The Lithographic Process Window Of Extreme Ultra Violet Negative Tone Development Resists
18 May 2020US10656527Patterning Material Film Stack With Hard Mask Layer Configured To Support Selective Deposition On Patterned Resist Layer
27 Jan 2020US10545409Dynamic Adjustment Of Post Exposure Bake During Lithography Utilizing Real-time Feedback For Wafer Exposure Delay
IBM and Albany partners unlock new yield benchmarks for EUV patterningTechnical noteLuciana Meli and Nelson Felix24 Oct 2024Semiconductors
EUV patterning yield breakthrough sets new benchmark for logic scalingTechnical noteNelson Felix and Luciana Meli06 Nov 20204 minute readAI HardwareHardware TechnologyLogic ScalingSemiconductors
IBM Research at SPIE 2020: New architectures and fabrications for AI hardwareResearchNelson Felix21 Feb 20204 minute readAI HardwareSemiconductors
MBMary BretonTechnical Assistant to Huiming Bu | Semiconductor Enablement Program Management & Infrastructure